

## INTERLACED ALTERNATING PIXEL DESIGN FOR HIGH SENSITIVITY CMOS IMAGE SENSORS

### FIELD OF INVENTION

The present invention relates to a CMOS type image sensor and, in particular, to a special pixel arrangement to enhance the sensitivity and picture quality of CMOS type image sensors.

### BACKGROUND OF INVENTION

An image sensor is used to transform an optical image focused on the sensor into electrical signals. The image sensor typically contains an array of light detecting elements, wherein each element produces an analog signal in response to the light intensity of an image impinging on the element when the image is focused on the array. These signals from the sensor array may then be used to display a corresponding image on a monitor.

One very well known type of an image sensor is the charge-coupled device (CCD). Integrated circuit chips containing CCD image sensors are expensive because of the specific manufacture process required. The CCD also requires relatively large power dissipation, because of the required clock signals and the high voltage that is usually needed. Compared with the CCD image sensor, a CMOS active pixel sensors (APS) has attracted much attention recently because of its capability of monolithic integration of the circuits of control, drive and signal processing into a single sensor chip. The advantages of the CMOS APS imager are: low voltage operation and low power consumption, process compatibility with on-chip electronics, and potentially lower cost, as compared with the conventional CCD. This is derived from the wide availability of a standard CMOS manufacturing process.

However, it is well known that the CMOS image sensor suffers from

noises which will adversely degrade the performance. These noises include kTC noise associated with the sampling of the image data; 1/f noise associated with the circuits used to amplify the image signal; and fixed pattern noise associated with non-uniformity, primarily between columns within the array. These noises significantly become major factors causing the CMOS active pixel sensor to have a lower sensitivity or a lower dynamic range compared to the CCD.

*inf* Figure 1A illustrates the architecture of a conventional CMOS image sensor of 512 by 512 active pixels formed on a single integrated circuit chip. Some examples of the conventional CMOS image sensors can be seen in US Patent Appln. No. 09/103,959, US Patent Application entitled "INTERLACE OVERLAP PIXEL DESIGN FOR HIGH SENSITIVITY CMOS IMAGE SENSORS," both of which were assigned to the same assignee of the present application, and USP. No. 5,900,623. An image sensor core 19 comprises a two-dimensional pixel array of light detecting elements 10 which include identical circuitry shown in Figure 1B. When sensing, an image is focused on the image sensor core 19 such that different portions of the image impinges on each light detecting element 10. As shown in Figure 1B, each light detecting element 10 comprises a photodiode 20, or an equivalent photo sensing device, such as a photogate, bipolar phototransistor, etc., the conducting current of which is in proportion to the intensity of the light impinging upon the junction of the photo sensing device.

At the beginning of the exposure cycle, an internal column line 24 is isolated because an access transistor T3 is turned off due to the inactive state of the read signal (RD). The photodiode 20 is initially reset to a value close to Vref level by means of a reset transistor T1, which is turned on by the active high state of the reset signal RST output from the row address shift register (not shown). All the operations of the conventional CMOS image core 19 can be illustrated with reference to US Patent Application No. 09/103,959 filed on June 24, 1998 by the same applicant, which is

incorporated herein by reference.

The exposure commences as the reset transistor T1 is turned off by the inactive state of the signal RST. This allows the photodiode current, due to the light impinging on it, to discharge the capacitance of the floating node Nd, thereby reducing the charge on node Nd. The exposure time starts at the falling edge of the RST signal and stops at the rising edge of the subsequent RST signal. After a sufficient time from the commencement of the exposure time, which may be varied to provide different image sensitivity or exposure control, the access transistors T3 in the row are turned on by an active RD signal for the row. This causes the photodiode voltage at node Nd, translated through a source follower transistor T2 and the access transistor T3, to be coupled to the internal column line 24. The voltage is offset by the source follower transistor T2, and, of course, will vary with the characteristics of the transistor T2. This voltage will be sampled and held in a following correlated double sampling (CDS) circuit (not shown) at the end of the column line 24. At the end of the exposure interval, the reset transistors T1 in the row are then turned on again, causing the input of the source follower T2, which is coupled to the cathode node P of photodiode 20, to be reset to a value close to the Vref. The actual signal sensed by the CDS circuit is the difference of signals at node C, denoted as Vc, before and after the reset signal RST is activated. The subtraction of the signals of the node C at different moments is accomplished by the well known CDS circuitry, which will not be described in detail in this invention. In accordance with the above principle, as shown in Fig. 1B, the photodiodes 20 in each row are exposed to generate the voltage signal to the column lines in response to the reset signal for the row, i.e., RSTn, n = 1...512 as well as the corresponding read signal RDn, and the reset signal for each row is activated sequentially in time to obtain the voltage differences for all rows.

In the NTSC (National Television Standards Committee) television system, the television picture, as an example, adopted for a solid state

sensor is composed of a plurality of image pixels arranged in on the order of 500 horizontal rows. The picture is divided into an odd field and an even field. Odd numbered lines 1, 3, 5, etc., of a television picture are scanned first and displayed in the odd field. After the odd field has been scanned, the even numbered lines 2, 4, 6, etc., of the television picture are scanned and displayed in the even field. The scanning scheme in which the odd field is interlaced with the even field is so-called interlaced scanning.

For compatibility reasons, the NTSC scanning scheme has been carried over to the digital camera employing the CMOS image sensor. For a conventional NTSC interlaced scanning scheme, a pixel array of, for example, 512 by 512 pixels would be first scanned in an order of rows 1, 3, 5, 7, ... and 511 for the odd field time by sequentially activating the reset signals  $RST_m$ ,  $m = 1, 3, 5, 7, \dots, 511$ , then rows 2, 4, 6, 8, ... , and 512 for the even field time by sequentially activating the reset signals  $RST_m$ ,  $m = 2, 4, 6, 8, \dots, 512$  under the control of the row address shift register, wherein each field takes roughly 1/60 second within the 1/30 second frame time. In this conventional method, as shown in Fig. 1B, there are 512 access transistors T3 as well as source follower amplifiers T2, and 512 floating sensing nodes Nd per row in the array. Each floating sensing node Nd is driven by one photodiode.

In a second conventional method, interlaced scanning is accomplished by simply re-scanning the same row for both the odd and even fields. This method reduces the required number of rows by a factor of two, which simplifies the imager, reducing its size, complexity and cost. The disadvantage, however, is that the vertical position of the row for the even field, for example, is incorrect by one-half the row spacing. Thus, the vertical resolution of the sensor is inevitably reduced. This method is employed by all present CCD or CMOS sensors having on the order of 256 rows. Details of the operation may be found in the manufacturers' technical information of such devices.

- The analog signals produced by the light detecting elements 10 are apt to be contaminated by the above-mentioned types of noise, causing CMOS active pixel sensors to have a lower sensitivity or a lower dynamic range than the CCD.

5 Therefore, improvements in sensitivity, dynamic range, and resolution become critical technical challenges for CMOS image sensor designers. The present invention intends to increase pixel sensitivity and to improve the overall image quality through a special pixel design arrangement.

## 10 SUMMARY OF INVENTION

An active pixel image sensor fabricated by a CMOS process is described herein which includes a two-dimensional pixel array core of photodiodes, the conductivity of which is related to the intensity of light impinging upon each of the photodiodes. The analog signal thus generated  
15 is buffered through a source follower amplifier, accessed by row transistors and coupled to respective columns in the array.

INS  
A3  
According to one preferred embodiment of the present invention, another access transistor coupling each of two adjacent row pixel photodiodes in the column direction, only half of source followers and  
20 access transistors than the conventional CMOS image sensor are needed, thus significantly reducing the number of elements in the CMOS sensors.

According to one preferred embodiment of the present invention, the access scheme of the present invention is changed by coupling another access transistor T4 in parallel to the original access transistor T3 in each  
25 light detecting element 10 of Fig. 1A, wherein the access transistors T4 in two adjacent light detecting elements 10 of the same row are coupled to respective two RD signals. According to the present invention, the array is scanned with alternating row activating signals RDO1, RDO2, ... , RDO256 sequentially for the odd field and RDE1, RDE2, ... , RDE256

sequentially for the even field, wherein the light detecting elements 10 in a row activated by even field activating signals RDEn ( $n=1...256$ ) are alternately disposed and have a "zigzag" or serrated arrangement. This has the result that the average vertical location of the even field lines is identical with that of the first conventional method above. This approach provides better picture image quality than the conventional technique, which repeatedly scans the same rows for both odd and even fields. In addition, because only half the number of rows than the first conventional method detailed above is used, the size and cost of the imager are significantly reduced.

Therefore, one advantage of the present invention is to significantly reduce the size and manufacturing cost of the CMOS sensor by a special pixel design arrangement, while still maintaining or even enhancing the pixel sensitivity and image quality thereof.

Another advantage of the present invention is to increase the pixel sensitivity and to improve the overall image quality by a special pixel design arrangement.

### BRIEF DESCRIPTION OF THE DRAWINGS

Other aspects and advantages of the invention will become apparent from the following descriptions taken in conjunction with the accompanying drawings, wherein:

Fig. 1A shows a simplified schematic block diagram of a conventional CMOS image sensor consisting of 512 by 512 active pixels;

Fig. 1B shows a schematic diagram of the photocell structure of an active pixel employed in Fig. 1A;

Fig. 2A shows a simplified schematic block diagram of a CMOS image sensor consisting of 256 by 256 active pixels according to one embodiment of the present invention;

- Fig. 2B shows a schematic diagram of the photocell structure of an active pixel employed in the CMOS image sensor of Fig. 2A;

Fig. 3 illustrates a timing diagram of the signals employed in the CMOS image sensor of Fig. 2B; and

5 Fig. 4 shows the enabling scheme for rows of pixels during the odd field and even field according to the present invention.

### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

10 The present application now will be described more fully (hereinafter parenthesized with reference to the accompanying drawings), in which embodiments of the invention are shown. Although one of the embodiments illustrated relates to a CMOS image sensor application, those skilled in the art will appreciate that this invention may be embodied in many different forms set forth herein. These embodiments are provided so that this disclosure will be thorough and complete, and will fully convey  
15 the scope of the invention to those skilled in the art.

Reference now will be made in detail to the preferred embodiments of the present invention as illustrated in the accompanying drawings in which like reference numerals designate like or corresponding elements throughout the drawings.

20 Figure 2A illustrates a CMOS image sensor array of 256 by 256 active pixels according to one preferred embodiment. Though the numbers of these pixels have been reduced for purposes of illustration, it should be understood that a more typical number of columns and rows will be adopted for the application of typical television systems. An image sensor  
25 core 21 comprises a two-dimensional pixel array consisting of light detecting elements 22 and 23, each of which includes identical circuitry as shown in Figure 2B.

According to one embodiment of the present invention, as shown in

Fig.-2A, the CMOS image sensor core 21 has a geometric configuration of pixels comprising a plurality of first light detecting element 22 and second light detecting elements 23 arranged in rows and columns for generating respective analog signals in proportion to the intensity of the light impinging respective on one of the light detecting elements 22 and 23.

As with the conventional light detecting element 10 of Fig. 1A, the first and second light detecting elements 22 and 23 each comprises a photodiode Pd couples to the reset transistor T1 at the node Nd. The node Nd is coupled to a translating means 25 or 26 for resetting the initial state of the floating sensing point Nd and reading out said analog signals acquired by the photodiode Pd to the column line 24. The translating means 25 or 26 consists essentially of the source follower T2 and access transistor T3. Differing from the prior art, the translating means 25 or 26 further comprises another access transistor T4 coupled in parallel to the access transistor T3 and an amplifier transistor T5 coupled between the node Nd and the gate Ng of the source follower T2, wherein the access transistors T4 in two adjacent light detecting elements 22 and 23 in a row are coupled to the row activating signals RDO<sub>n</sub> and RDE<sub>n</sub> ( $n = 1 \dots 256$ ), respectively. A signal RX connected to the gate of the amplifier transistor T5 is a DC bias voltage regardless of even or odd frame time. The voltage of the signal RX depending on the application or fabrication process is so configured that the transistor T5 acts as an amplifier for further amplifying the signal flowing between nodes Nd and Ng. The general operation of the translating means 25 or 26 has been detailed above.

For a CMOS image sensor adopted for an NTSC TV system, the pixel array is scanned 60 fields per second with odd and even fields alternatively, to achieve 30 frames per second operation. As shown in Figure 3, during the odd field time, for the first row, the exposure time of the taken image starts right at the time when an active high signal RST1 briefly turns on the transistor T1 of the first row. The configuration that the transistor T1 is turned on by the active high signal RST1 renders the



voltage level of the node Nd of the first row approximately equal to the reference voltage Vref, and also sets the voltage of the photodiode Pd to an initial reference level, wherein the voltage level of the node Ng of the first row is the gate voltage of the source follower transistor T2.

5 Referring to Fig. 3, according to the present invention, for the first row, active high reset signal RST1 of pulse type for activating the reset transistor T1 lags the beginning of the scan line time for row 1 for a short time interval (denoted by t1). The duration between two adjacent reset signals for row 1 is called the exposure time for row 1. The exposure time  
10 is usually designed not to exceed one single field time. The active high signal RST1 slightly lags the beginning of the scan time for row 1 so that the following correlated double sampling (CDS) circuit, described above, can acquire the two required voltage samples with adequate accuracy. Similarly, for the second row, the signals RST2 will then be turned on in  
15 the same way as RST1, right at the time when one scan line time expires after the RST1 is enabled. Similar operations are set forth for RST3,... and RST256 sequentially in time. Also, for the first row, at the time leading the exposure time for RST1 by a short time interval (denoted by t2), a read signal RDO1 will be at a logic high "1" to turn on the access transistor T3  
20 to couple the source follower transistor T2 to the column line 24. Then, a short time interval later, after the rising edge of the active high RDO1 signal, RST1 will be at logic high "1" level again to turn on the reset transistor T1, thereby resetting the reference condition of Ng. The leading time t2 for RDO1 ensures that the access transistor T3 has sufficient time  
25 to be turned on and the signal transferred through the column to the input of the CDS circuit. The signal voltage difference at the column line 24 before and after the assertion of RST1 will represent the analog voltage signal of the pixel photodiode in row 1. After one scan line time, RDO2 and RST2 will be activated, and similarly for RST3, RDO3, ... RST256, RDO256, sequentially in time. The timing operation for an even frame is  
30 similar to that for an odd frame as shown in Figure 3.

- According to one embodiment of the present invention, as shown in Figure 2B, 256 reset signals (RST1, RST2, ..., RST256), odd field read signals (RDO1, RDO2, ... RDO256) and even field read signals (RDE1, RDE2, ... RDE256) are connected to a row address shift register (not shown), the detail of which is well known in the art and will not be described herein. During the odd field time, the pixel image signal of the first row of pixels is coupled to the column lines 24 by activation of the odd field read signal RDO1. The signal delivered via the translating means 25 to the column line 24 is thus the voltage in proportion to the intensity of the light impinging on the photodiode Pd. The reset signal RST1 is then activated to provide the reference level as needed for the conventional Correlated Double Sampling (CDS) scheme of signal processing. The second and following rows are processed as mentioned above for the remainder of the odd field, using the odd field signals RDO2, RDO3, ... , and RDO256.

For the even field, the same sequence of operations will occur, but the read signals will be RDE1, RDE2, ... , RDE256 sequentially. The effect of using the read signals RDEn ( $n = 1 \dots 256$ ) is to access the pixels in a serrated arrangement as shown in Fig. 4. Especially, for example, during the even field time, the same pixels as those during the odd field time in the odd numbered columns, such as the first column, are activated. However, in the even numbered columns, such as the second column, those pixels in the next row below that of the pixels used in the odd field time are activated. As a result, during the even field time, the scanning effect achieved by the pixels alternately located in two adjacent rows is equivalent to that of those in a virtual average row location denoted by lines 43 between the two adjacent rows, or equivalently at one-half row below that of the row activated during the even field as is illustrated in Fig. 4.

According to the present invention, by scanning the array sequentially with the odd field read signals RDO1, RDO2, ... RDO256 for

the odd field and sequentially with even field read signals RDE1, RDE2, ... RDE256 for the even field, the resultant scanning effect is equivalent to that of the conventional interlaced scanning method in an order of rows (1, 2, 3, 4, ... 255, and 256 for the odd frame, then rows 1.5, 2.5, 3.5, 4.5, ..., 254.5, and 255.5 for the even frame. Within the odd field scan time or even field scan time, the analog signals sequentially received from the column lines 24 are processed by the following circuits, such as CDS circuit, analog multiplier in combination with an NTSC encoder to generate corresponding analog signals.

As shown in Fig. 4, the digital signals enabled by the odd numbered read lines RDO<sub>n</sub> ( $n = 1 \dots 256$ ) during the odd field time actually contains the odd image information from the rows denoted by lines 41. Similarly, the digital signals enabled by the even numbered read lines RDE<sub>n</sub> ( $n = 1 \dots 256$ ) during the even field time actually contains the even image information from the odd numbered rows as well as the even numbered rows, denoted by serrate dashed lines 42. As a result, during the even field time, the scanning effect achieved by the pixels in the locations denoted by the serrated dashed lines 42 is equivalent to that of those in a virtual average row denoted by lines 43 between rows, or equivalently at one-half row below that of the row activated. In this way, the odd image information correlates with the even image information. The components of the odd field and even field are partly correlated with one another and the time difference thereof is less than 1/60 second. This approach of the invention provides better picture image quality than the known technique which repeatedly scans the same rows for both odd and even fields, since the location of picture elements will be more accurately depicted vertically. Thus, in the preferred embodiment, the CMOS active pixel image sensor 21 of the present application as shown in Fig. 2A is notably easier and less costly to manufacture than the prior art as shown in Fig. 1A, and also can improve the apparent resolution thereof.

As mentioned above, the amplifier transistor T4 is biased by the

5  
A4  
C1

10

15

signal RX, causing the signal between nodes Nd and Ng to be amplified. According to the software simulation result, the overall sensitivity of the present invention is as much as eight times greater than the conventional scheme. One additional advantage of the present invention is that odd and even fields are passed through the same amplifier transistor T4, source follower T2 and access transistor T3, which significantly mitigates pattern noise due to process variations in the fabrication of these transistors. It is also notable that rather than 512 transistors, as in the case of conventional approach, according to the specific scheme of the present invention, only 256 reset transistors T5, source follower transistors T2, and access transistors T3 are needed, which significantly lowers the manufacturing costs, reduces the size of the image sensor core, and also reduces power consumption. As a result, the preferred embodiment method can improve the sensitivity of CMOS active pixel image sensor significantly, and makes its performance similar to that of a CCD.

20

Although the invention has been disclosed in terms of preferred embodiments, the disclosure is not intended to limit the invention. The invention still can be modified or varied by persons skilled in the art without departing from the scope and spirit of the invention which is determined by the claims below.